


## **Product Description**

The PE4273 RF Switch is designed for the TV tuner, PCTV, set top box, DTV, DVR and general broadband applications. This device offers industry leading broadband linearity, 1.5 kV ESD tolerance and a simple CMOS interface. It offers a simple alternative solution to pin diode and mechanical relay switches.

The PE4273 SPDT Broadband RF Switch is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram



# **Product Specification**

## **PE4273**

## SPDT Broadband UltraCMOS™ DC - 3 GHz RF Switch

#### **Features**

- Single-pin or complementary CMOS logic control inputs
- High ESD tolerance of 1.5 kV
- Low insertion loss: 0.50 dB at 1000 MHz, 0.65 dB at 2000 MHz
- Isolation of 34.5 dB at 1000 MHz, 25 dB at 2000 MHz
- Typical input 1 dB compression point of +32 dBm
- Ultra-small SC-70 package

Figure 2. Package Type

6-lead SC-70



Table 1. Electrical Specifications @ +25 °C,  $V_{DD}$  = 3 V ( $Z_{S}$  =  $Z_{L}$  = 75  $\Omega$ )

Parameter	Conditions	Min	Typical	Max	Units
Operation Frequency <sup>1</sup>	DC - 3000	DC		3000	MHz
	1000 MHz		0.50	0.60	dB
Insertion Loss	2000 MHz		0.65	0.75	dB
Inclution (DEC DE4/DE0)	1000 MHz	32.5	34.5		dB
Isolation (RFC - RF1/RF2)	2000 MHz	23	25		dB
1 1 ( (DE4 DE0)	1000 MHz	38.5	40.5		dB
Isolation (RF1 - RF2)	2000 MHz	26	28		dB
Dotum Loop	1000 MHz		18.5		dB
Return Loss	2000 MHz		14		dB
'ON' Switching Time <sup>3</sup>	50% CTRL to 0.1 dB of final value, 1 GHz		0.725	1.5	μs
'OFF' Switching Time <sup>3</sup>	50% CTRL to 25 dB isolation, 1 GHz		0.625	1.3	μs
Video Feedthrough <sup>2,3</sup>			< 2		$mV_{pp}$
Input 1 dB Compression <sup>3</sup>	1000 MHz	30	32		dBm
Input IP3 <sup>3</sup>	1000 MHz, 19 dBm input power		53		dBm

Notes:

- 1. Device linearity will begin to degrade below 10 MHz.
- 2. Measured with a 1 ns risetime, 0/3 V pulse and 500 MHz bandwidth.
- 3. Measured in a 50  $\Omega$  system.



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description
1	RF1	RF Port1 <sup>4</sup>
2	GND	Ground connection. Traces should be physically short and connected to ground plane for best performance.
3	RF2	RF Port2 <sup>4</sup>
4	V1	Switch control input, CMOS logic level.
5	RFC	RF Common <sup>4</sup>
6	V2	This pin supports two interface options:
		Single-pin control mode. A nominal 3-volt supply connection is required.
		Complementary-pin control mode. A complementary CMOS control signal to V1 is supplied to this pin.

Note: 4. All RF pins must be DC blocked with an external series capacitor or held at 0 VDC.

Table 3. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
$V_{DD}$	Power supply voltage	-0.3	4.0	V
Vı	Voltage on any input	-0.3	V <sub>DD</sub> + 0.3	V
T <sub>ST</sub>	Storage temperature range	-65	150	°C
T <sub>OP</sub>	Operating temperature range	-40	85	°C
P <sub>IN</sub>	Input power (50Ω)		+34	dBm
V <sub>ESD</sub>	ESD Voltage (HBM, ML_STD 883 Method 3015.7)		1500	V
	ESD Voltage (MM, JEDEC, JESD22-A114-B)		100	V

Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage. Functional operation should be restricted to the limits in the DC Electrical Specifications table. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**Table 4. DC Electrical Specifications** 

Parameter	Min	Тур	Max	Units
V <sub>DD</sub> Power Supply Voltage	2.7	3.0	3.3	٧
I <sub>DD</sub> Power Supply Current (V1 = 3V, V2= 3V)		8	50	μA
Control Voltage High	0.7x V <sub>DD</sub>			V
Control Voltage Low			0.3x V <sub>DD</sub>	V


## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

## **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 3.

Figure 4. Maximum Operating Input Power<sup>5</sup>



Note: 5. Operating within DC limits (Table 4).



Table 5. Single-pin Control Logic Truth Table

Control Voltages	Signal Path	
Pin 6 (V2) = V <sub>DD</sub>	RFC to RF1	
Pin 4 (V1) = High		
Pin 6 (V2) = $V_{DD}$	RFC to RF2	
Pin 4 (V1) = Low		

Table 6. Complementary-pin Control Logic **Truth Table** 

Control Voltages	Signal Path
Pin 6 (V2) = Low Pin 4 (V1) = High	RFC to RF1
Pin 6 (V2) = High Pin 4 (V1) = Low	RFC to RF2

## **Control Logic Input**

The PE4273 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode.

Single-pin control mode enables the switch to operate with a single control pin (pin 4) supporting a +3-volt CMOS logic input, and requires a dedicated +3-volt power supply connection (pin 6). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS µProcessor I/O port.

Complementary-pin control mode allows the switch to operate using complementary control pins V1 and V2 (pins 4 & 6), that can be directly driven by +3-volt CMOS logic or a suitable μProcessor I/O port. This enables the PE4273 to operate in positive control voltage mode within the PE4273 operating limits.

### **Evaluation Kit**


The SPDT Switch Evaluation Kit board was designed to ease customer evaluation of the PE4273 SPDT switch. The RF common port is connected through a 75  $\Omega$  transmission line to the bottom F connector, J2. Port 1 and Port 2 are connected through 75  $\Omega$  transmission lines to two F connectors on either side of the board, J3 and J1. A through transmission line connects F connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.021", trace gaps of 0.030", dielectric thickness of 0.028", copper thickness of 0.0021" and  $\epsilon_r$  of 4.3.

J6 and J7 provide a means for controlling the DC inputs to the device. The lower left header (J6) is connected to the device V1 input. The lower right header (J7) is connected to the device V2 input. Series resistors (R1 and R2) are provided to reduce the package resonance between RF and DC lines. Footprints for decoupling capacitors (100 pF) are provided on both V1 and V2 traces. It is the responsibility of the customer to determine proper supply decoupling for their design application. Removing these components from the evaluation board has not been shown to degrade RF performance.

Figure 5. Evaluation Board Layouts

Peregrine Specification 101/0245







Figure 6. Evaluation Board Schematic

Peregrine Specification 102/0311





Document No. 70-0174-03

UltraCMOS™ RFIC Solutions



Figure 7. Isolation: RF1 - RF2 @ 25 °C




Figure 8. Isolation: RF1 - RF2 @ 3.0 V




Figure 9. Isolation: RFC - RF1/RF2 @ 25 °C




Figure 10. Isolation: RFC - RF1/RF2 @ 3.0 V






Figure 11. Insertion Loss @ 25 °C




Figure 12. Insertion Loss @ 3.0 V




Figure 13. Return Loss: RF1/RF2 @ 25 °C




Figure 14. Return Loss: RF1/RF2 @ 3.0 V






Figure 15. Return Loss: RFC/RF1 @ 25 °C




Figure 16. Return Loss: RFC/RF1 @ 3.0 V




Figure 17. Return Loss: RFC/RF2 @ 25 °C






Figure 18. Return Loss: RFC/RF2 @ 3.0 V






# Figure 19. Input 1 dB Compression and IIP3







## Figure 20. Package Drawing

6-lead SC-70







#### NOTE:

- NOIE:

  1. ALL DIMENSIONS ARE IN
  MILLIMETERS
  2. DIMENSIONS ARE INCLUSIVE
  OF PLATING
- 3. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH & METAL
- BURR
  4. ALL SPECIFICATIONS COMPLY
  TO EIAJ SC70

**Table 7. Ordering Information** 

Order Code	Part Marking	Description	Package	Shipping Method
4273-01	273	PE4273-06SC70-7680A	6-lead SC-70	7680 units / Canister
4273-02	273	PE4273-06SC70-3000C	6-lead SC-70	3000 units / T&R
4273-00	PE4273-EK	PE4273-06SC70-EK	Evaluation Kit	1 / Box
4273-51	273	PE4273G-06SC70-7680A	Green 6-lead SC-70	7680 units / Canister
4273-52	273	PE4273G-06SC70-3000C	Green 6-lead SC-70	3000 units / T&R



### Sales Offices

#### The Americas

### Peregrine Semiconductor Corp.

9450 Carroll Park Drive San Diego, CA 92121 Tel 858-731-9400 Fax 858-731-9499

### **Europe**

## Peregrine Semiconductor Europe

#### **Commercial Products:**

Bâtiment Maine 13-15 rue des Quatre Vents F- 92380 Garches, France Tel: +33-1-47-41-91-73

Fax: +33-1-47-41-91-73

### Space and Defense Products:

180 Rue Jean de Guiramand 13852 Aix-En-Provence cedex 3, France

Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227

#### North Asia Pacific

## Peregrine Semiconductor K.K.

5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan

Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

#### South Asia Pacific

## **Peregrine Semiconductor**

28G, Times Square, No. 500 Zhangyang Road, Shanghai, 200122, P.R. China

Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

#### **Data Sheet Identification**

#### Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

### Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

#### Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS is a trademark of Peregrine Semiconductor Corp.